

3 (a2) generating values of design parameters for each circuit according to the
4 configured circuit, the values providing the parameter functions.

1 3. (AMENDED) The method of claim 2 wherein the constraint set includes
2 constraint parameters having values selectable to meet the design constraints and the optimizing
3 set includes optimizing parameters having values to be optimized.

1 4. (AMENDED) The method of claim 3 wherein selecting the new design points
2 comprises:

- 3 (c1) selecting values of the constraint parameters to meet the design constraints;
- 4 (c2) determining values of the optimizing parameters corresponding to the selected
5 values of the constraint parameters based on the parameter functions; and
- 6 (c3) iterating c(1) and (c2) until values of the optimizing parameters are within a
7 predetermined optimal range.

1 5. The method of claim 3 wherein the constraint parameters include a delay
2 parameter and the optimizing parameters include a power parameter.

1 6. The method of claim 5 wherein the design constraints include a delay constraint.

1 7. The method of claim 6 wherein (a1) comprises:
2 sizing components in each circuit.

1 8. The method of claim 6 wherein (a1) comprises:
2 selecting a design technology for each circuit, the design technology being one of static
3 and dynamic technologies.

1 9. The method of claim 7 wherein (a2) comprises:
2 (a21) generating a circuit netlist representing the configured circuit;
3 (a22) generating a timing file based on the circuit netlist using a circuit critical path;
4 (a23) determining power of the configured circuit based on the circuit netlist;
5 (a24) calculating timing values by using a timing simulator; and
6 (a25) calculating power values by using a power estimator.

1 10. The method of claim 9 wherein [optimizing] selecting the new design points
2 comprises:
3 (c1) selecting values of the delay parameter within the delay constraint;
4 (c2) determining values of the power parameter corresponding to the selected values
5 of the delay parameter based on the parameter function; and
6 (c3) iterating (c1) and (c2) until values of the power parameter are within a
7 predetermined optimal range.

1 11. (TWICE AMENDED) A machine readable medium having embodied thereon a
2 computer program for processing by a machine, the computer program comprising:

CA 3 (a) a first code segment to create parameter functions for a plurality of circuits in a
4 subsystem, the subsystem having design constraints, each one of the parameter functions
5 corresponding to each one of the circuits, the parameter functions representing a relationship
6 among design parameters of the subsystem, the design parameters including constraint and
7 optimizing sets;

8 (b) a second code segment to select initial design points on the parameter functions
9 having a first sum of the constraint set and a second sum of the optimizing set such that the first
10 sum satisfies the design constraints; and

11 (c) a third code segment to select new design points on the parameter functions such
12 that the second sum is improved within the design constraints.

1 12. (AMENDED) The machine readable medium of claim 11 wherein the first code
2 segment comprises:

3 (a1) a code segment to configure each circuit of the plurality of circuits; and

4 (a2) a code segment to generate values of design parameters for each circuit according
5 to the configured circuit, the values providing the parameter functions.

NS 1 13. (AMENDED) The machine readable medium of claim 12 wherein the constraint
2 set includes constraint parameters having values selectable to meet the design constraints and the
3 optimizing set includes optimizing parameters having values to be optimized.

1 14. (AMENDED) The machine readable medium of claim 13 wherein the third code
2 segment comprises:

3 (c1) a code segment to select values of the constraint parameters to meet the design
4 constraints;

5 (c2) a code segment to determine values of the optimizing parameters corresponding
6 to the selected values of the constraint parameters based on the parameter functions; and

7 (c3) a code segment to iterate (c1) and (c2) until values of the optimizing parameters
8 are within a predetermined optimal range.

1 15. The machine readable medium of claim 13 wherein the constraint parameters
2 include a delay parameter and the optimizing parameters include a power parameter.

1 16. The machine readable medium of claim 15 wherein the design constraints include
2 a delay constraint.

1 17. (AMENDED) The machine readable medium of claim 16 wherein (a1) comprises:
2 a code segment to size components in each circuit.

1 18. (AMENDED) The machine readable medium of claim 16 wherein (a1) comprises:
2 a code segment to select a design technology for each circuit, the design technology
3 being one of static and dynamic technologies.

1 19. (AMENDED) The machine readable medium of claim 18 wherein (a2) comprises:

2 (a21) a code segment to generate a circuit netlist representing the configured circuit;

3 (a22) a code segment to generate a timing file based on the circuit netlist using a circuit
4 critical path;

5 (a23) a code segment to determine power vectors of the configured circuit based on the
6 circuit netlist;

7 (a24) a code segment to calculate timing values; and

8 (a25) a code segment to calculate power values.

1 20. (AMENDED) The machine readable medium of claim 19 wherein the third code
2 segment comprises:

3 (c1) a code segment to select values of the delay parameter within the delay
4 constraints;

5 (c2) a code segment to determine values of the power parameter corresponding to the
6 selected values of the delay parameter based on the parameter function; and

7 (c3) a code segment to iterate (c1) and (c2) until values of the power parameter are
8 within a predetermined optimal range.

1 22. (THREE TIMES AMENDED) A system comprising:

2 a memory for storing program instructions;

3 a processor coupled to the memory to execute the program instructions, the program
4 instructions when executed by the processor interacting with tools provided by a design
5 environment causing the processor to at least

6 (a) create parameter functions for a plurality of circuits in a subsystem, the subsystem
7 having design constraints, each one of the parameter functions corresponding to each one of the
8 circuits, the parameter functions representing a relationship among design parameters of the
9 subsystem, the design parameters including constraint and optimizing sets,

10 (b) select initial design points on the parameter functions having a first sum of the
11 constraint set and a second sum of the optimizing set such that the first sum satisfies the design
12 constraints; and

13 (c) select new design points on the parameter functions such that the second sum is
14 improved within the design constraints.

1 23. (AMENDED) The system of claim 22 wherein the program instructions causing
2 the processor to create the parameter functions causes the processor to:

3 (a1) configure each circuit of the plurality of circuits; and

4 (a2) generate values of design parameters for each circuit according to the configured
5 circuit, the values providing the parameter functions.

1 24. (AMENDED) The system of claim 22 wherein the constraint set includes
2 constraint parameters having values selectable to meet the design constraints and the optimizing
3 set includes optimizing parameters having values to be optimized.

1 25. (AMENDED) The system of claim 24 wherein the program instructions causing
2 the processor to select the new design points causes the processor to:

3 (c1) select values of the constraint parameters to meet the design constraints;

4 (c2) determine values of the optimizing parameters corresponding to the selected values
5 of the constraint parameters based on the parameter functions; and

6 (c3) iterate (c1) and (c2) until values of the optimizing parameters are within a
7 predetermined optimal range.

1 26. The system of claim 24 wherein the constraint parameters include a delay
2 parameter and the optimizing parameters include a power parameter.

1 27. The system of claim 26 wherein the design constraints include a delay constraint.

1 28. (NEW) A method comprising:

2 (a) generating first and second parameter functions for a circuit corresponding to first and
3 second technologies, each of the first and second parameter functions relating a constraint
4 parameter and an optimizing parameter;

5 (b) selecting a first initial design point and a first new design point on the first parameter
6 function such that the first new design point corresponds to a first improved optimizing
7 parameter within a design constraint;

8 (c) selecting a second initial design point and a second new design point on the second
9 parameter function such that the second new design point corresponds to a second improved
10 optimizing parameter within the design constraint; and

11 (d) selecting the first technology if the first improved optimizing parameter is better than
12 the second improved optimizing parameter, else selecting the second technology.

1 29. (NEW) The method of claim 28 wherein the first technology is a dynamic
2 technology and the second technology is a static technology.